

# Office de la propriété intellectuelle du Canada

Un organisme d'Industrie Canada

# Canadian **Intellectual Property** Office

An Agency of Industry Canada

Bureau canadien

des brevets

Certification

Canadian Patent

Certification

is is to certify that the documents La présente atteste que les documents hereto and identified below are ci-joints, dont la liste figure ci-dessous sont des copies authentiques des doc of the documents on file in ments déposés au Bureau des

Specification and Drawing, as originally filed, with Application for Patent Serial No: 2,307,895, on May 5, 2000, by PMC-STERRA, INC. assignee of Winston K. Mok for "Bus Interface for Transfer of Sonet/SDH Dat

July 17, 2001





#### ABSTRACT

This invention provides a bus interface to connect SONET/SDH termination devices with payload processing devices while utilizing a minimum number of signals. The bus interface of this invention can scale with future advances in bandwidth in serial link technology.

#### BUS INTERFACE FOR TRANSFER OF SONET/SDH DATA

#### FIELD

This invention relates generally to a bus interface used to transfer SONET/SDH data. More specifically, this invention relates to a bus interface for the transfer of SONET/SDH data over a serial backplane.

#### BACKGROUND OF THE INVENTION

In conventional data communication systems, a local node

with a large number of SONET/SDH terminations, may process a
large variety of payload types. Common payloads are
Asynchronous Transfer Mode (ATM), Packet Over SONET (POS),
and Time Division Multiplexing (TDM) traffic. In general,
each of the payload types is processed by specialised

hardware residing in disparate cards. For traffic not
terminating in the local node, the traffic may be groomed and
transported from input fibers to arbitrary output fibers.

The Combus standard provides a common interface

20 between SONET termination devices and payload processing
devices. However, the Combus standard is limited to OC-3
streams and contains 11 signals per interface. For a high
capacity node, the number of signals required typically
exceeds the limits of the Combus standard.

Another existing approach to connecting SONET/SDH termination devices to payload processing devices requires the reconstruction of a serial SONET/SDH stream post SONET/SDH termination. However, this method suffers from the disadvantage of requiring duplicate SONET/SDH processing at the payload processing devices. Another disadvantage of this method is the lack of guaranteed transitions on the serial links as SONET/SDH scrambling only provides a statistical amount of transitions. As a result, complex clock and data recovery phase-locked loops are often required.

To overcome the lack of guaranteed transitions on the serial links, an alternative approach is used that involves reconstructing a serial SONET/SDH stream post SONET/SDH termination and then applying a line code that guarantees transitions on the serial link. Again, this method suffers from the disadvantage of requiring duplicate SONET/SDH processing at the payload processors.

10

15

It is, therefore, an object of this invention to provide an improved bus interface to connect SONET/SDH termination devices with payload processing devices.

It is a further object of this invention to provide a 25 bus interface to connect SONET/SDH termination devices with

payload processing devices utilizing a minimum number of signals.

It is still a further object of this invention to provide a bus interface that can scale with future advances in bandwidth in serial link technology.

#### SUMMARY OF THE INVENTION

25

These and other objects of the invention are provided in

a new and improved bus interface. In general, the bus, interface provides a method of connecting SONET/SDH termination devices with payload processing devices while requiring a minimum number of signals. The protocol used in the bus interface allows the SONET/SDH termination device to

handoff at the SONET line termination level, path termination level, and tributary termination level (SDH multiplex section termination level, high-order path terminating level and low-order path terminating level). The protocol is also capable of scaling with future advances in bandwidth in serial link technology.

The bus interface is comprised of a transmit interface and a receive interface. In operation, the transmit interface takes an incoming signal stream. The incoming signal stream is comprised of a signal stream and a data stream. When received, diagnostics are performed on the

incoming signal stream. The incoming data stream and the incoming signal stream are then encoded into 8B/10B character streams.

The resulting 8B/10B character streams are then processed to rearrange the constituent streams in a software configurable order.

From there, the 8B/10B character stream passes through a disparity encoder to correct the running disparity of the 8B/10B character stream.

Next, a transmit serialiser converts the 8B/10B characters to bit-serial format. The 8B/10B encoded digital bit-serial stream is then converted to Low Voltage Differential Signaling (LVDS) signaling levels.

On the receive interface, the incoming LVDS signaling levels are converted to an 8B/10B encoded digital bit-serial stream. The 8B/10B encoded digital bit-serial stream is then converted to a data stream of 10-bit words from ten consecutive received bits without regard to 8B/10B character boundaries.

20

25 The next step involves identifying the 8B/10B character boundaries in the data stream. Once the boundaries have been

identified, diagnostics are then performed on the data stream. Subsequently, the constituent streams of the data stream are rearranged in a software configurable order and a PRBS pattern may be inserted before exiting the bus interface.

Other objects and advantages of the invention will become clear from the following detailed description of the preferred embodiment, which is presented by way of illustration only and without limiting the scope of the invention to the details thereof.

#### BRIEF DESCRIPTION OF THE DRAWINGS

10

Many objects and advantages of the present invention

15 will be apparent to those of ordinary skill in the art when
this specification is read in conjunction with the attached
drawings wherein like reference numerals are applied to like
elements and wherein:

20 **Fig. 1** is a schematic block diagram depicting an embodiment of the bus interface.

#### DETAILED DESCRIPTION

Referring to **Fig. 1**, the bus interface **10** is depicted having a transmit interface **20** and a receive interface **22**.

The transmit interface 20 is comprised of an Incoming TeleCombus PRBS Processor (ITPP) block 34, an Incoming Data 8B/10B Encoder (ID8E) block 30, an Incoming PRBS 8B/10B Encoder (IP8E) block 32, Transmit Time-Slot Interchange (TTSI) blocks 36, 38 and 40, Transmit 8B/10B Running Disparity Encoder (TRDE) blocks 42, 44 and 46, Transmit Serialiser (PISO) blocks 48, 50 and 52 and LVDS Transmitter (TXLV) blocks 54, 56 and 58.

10

5

# Incoming TeleCombus PRBS Processor

The Incoming TeleCombus PRBS Processor (ITPP) block 34 provides in-service and off-line diagnostics of the incoming TeleCombus stream and equipment downstream of the three sets of transmit LVDS links. Within the ITPP block 34, a total of four ITPP sub-blocks (ITPP #1-#4) are instantiated in the Telecom Bus Serialiser (TBS) device. Each ITPP sub-block has the capacity to monitor and source Pseudo Random Bit Sequence (PRBS) data of an STS-12/STM-4 stream. A set of four ITPP blocks may be connected in tandem to service an STS-48c/STM-16-16c stream.

The Incoming TeleCombus PRBS Processor (ITPP) block 34 includes a PRBS detector and a PRBS generator.

25

#### PRBS Detector

25

Each ITPP sub-block has an independent PRBS detector and generator. The PRBS detector in ITPP #1 to ITPP #4 monitors the four sections of the incoming data stream ID[1][7:0] to ID[4][7:0], respectively. When enabled, the PRBS detector monitors synchronous payload envelope (SPE) / higher order virtual container (VC3 or VC4-Xc) bytes in the incoming data stream. The incoming data is compared against the expected value derived from an internal linear feedback shift register (LFSR) with a polynomial of  $X^{23} + X^{18} + 1$ . If the incoming 10 data fails to match the expected value for three consecutive bytes, the PRBS detector will enter out-of-synchronization (OOS) state. The LFSR will be re-initialized using the incoming data bytes. The new LFSR seed is confirmed by comparison with subsequent incoming data bytes. The PRBS 15 detector will exit the OOS state when the incoming data matches the LFSR output for three consecutive bytes. The PRBS detector will remain in the OOS state and re-load the LFSR if confirmation failed. The PRBS detector counts PRBS byte errors and optionally generates interrupts when it 20 enters and exits the OOS state.

The PRBS detector may be configured to also monitor the B1 and E1 bytes in the incoming date stream. The B1 byte in each incoming STS-1/STM-0 is compared with an independently software programmable value. The E1 byte is compared with

the complement of the programmable value. An interrupt is optionally generated when there is a change from the matched to mismatched state and vice-versa. The incoming B1 bytes are captured in a set of software readable registers. This facility allows in-service diagnosis of provisioning errors in upstream cross-connect devices.

#### PRBS Generator

The PRBS generator in ITPP #1 to ITPP #4 may optionally

overwrite the data in incoming data stream ID[1][7:0] to

ID[4][7:0], respectively. When enabled, the PRBS generator

inserts synchronous payload envelope (SPE) / higher order

virtual container (VC3 or VC4-Xc) bytes into the serial

transmit links. The inserted data is derived from an

internal linear feedback shift register (LFSR) with a

polynomial of X<sup>23</sup> + X<sup>18</sup> + 1.

The PRBS generator may be configured to optionally insert a software programmable byte into the B1 byte of each STS-1/STM-0 stream the serial transmit links. The E1 bytes may be over-written to the complement of the value inserted into the B1 bytes. This facility allows in-service diagnosis of provisioning errors in downstream cross-connect devices.

25

#### Incoming Data 8B/10B Encoder

The Incoming Data 8B/10B Encoder (ID8E) block 34 constructs an 8B/10B character stream from an incoming TeleCombus carrying an STS-12/STM-4 stream. Within the ID8E block 34, a total of four ID8E sub-blocks (ID8E #1 to #4) are instantiated in the TBS device. ID8E sub-blocks #1 to #4 process incoming data streams ID[1][7:0] to ID[4][7:0], respectively.

10 Each of the ID8E sub-blocks #1 to #4 of ID8E block 34 includes a frame counter and an 8B/10B encoder.

# Frame Counter

The Frame Counter keeps track of the octet identity of
the incoming data stream. The Frame Counter is initialized
by the J0 pulse on the IJ0J1 and IPL signals. It identifies
the positive stuff opportunity (PSO) and negative stuff
opportunity (H3) bytes within the transport frame so that
high-order path pointer justification events can be
identified and encoded.

#### 8B/10B Encoder

The 8B/10B encoder converts bytes in the incoming STS-12/STM-4 stream to 8B/10B characters. It can operate in one of three modes; multiplex section termination (MST), high-order path termination (HPT) and low-order path

termination (LPT) modes. The modes relate to the level of SONET/SDH processing capability in the external device driving the incoming TeleCombus (ID[4:1][7:0]).

In MST mode, the upstream device is a multiplex section terminator. It has identified transport frame boundaries. The first J0 byte (J0) is encoded by an 8B/10B control character. Incoming TeleCombus signals ITV5[4:1], ITPL[4:1], and ITAIS[4:1] and the J1 portion of IJ0J1[4:1] are ignored.

10

15

In HPT mode, the upstream device is a high-order path terminator. and has performed pointer processing to identify STS/AU level pointer justification events. It has processed all the STS/VC3/VC4 path overhead bytes. The H3 bytes in the absence of negative pointer justification events, the PSO byte in the presence of positive pointer justification events may be encoded. Alternately, the J1 byte may be encoded. Incoming TeleCombus signals ITV5[4:1], ITPL[4:1], and ITAIS[4:1] are ignored.

20

25

In LPT mode, the upstream device is a low-order path terminator. It has performed tributary level pointer processing to identify tributary payload bytes and have terminated tributary payload / low-order virtual container bytes. In addition to MST and HPT mode bytes, V5 bytes and all bytes that are not part of a low-order path payload are

encoded. Note that in drop-and-continue operation, the TBS must be configured to regard the upstream device as one appropriate for the continued path.

Table 1 shows the mapping of TeleCombus control bytes and signals into 8B/10B control characters. The table is divided into three sections, one for each software configurable mode of operation.

Table 1: Serial TeleCombus 8B/10B character mapping

Code Group Name	Curr. RD- abcdei fghj	Curr. RD+ abcdei fghj	Decoded Signals Description
Multiplex Section	Termination (MST		
K28.5	001111 1010	110000 0101	IJ0J1='b1, IPL = 'b0 Transport frame alignment
K.28.4-	001111 0010	-	IPAIS='bl' High-order path AIS
High-Order Path 1	ermination (HPT)	Mode	
K28.0-	001111 0100	-	IPL = 'b0, High-order path H3 byte, no negative justification event
K28.0+	-	110000 1011	IPL = 'b0 High-order path positive stuff opportunity byte, positive justification event
K28.6	001111 0110	110000 1001	IJ1='b1', IPL = 'b1 High-order path frame alignment
Low-Order Path Te	rmination (LPT) M	ode	
к27.7-	110110 1000	-	ITV5 = 'b1, ITPL = 'b1 Low order path frame alignment ID[0,4] = ERDI[1:0] = 'b00, ID[5] = REI = 'b0
K27.7+	-	001001 0111	ITV5 = 'b1, ITPL = 'b1 Low order path frame alignment ID(0,4] = ERDI[1:0] = 'b00, ID[5] = REI = 'b1 ID(7,6,3:1] = 'b00000
K28.7-	001111 1000	-	ITV5 = 'b1, ITPL = 'b1 Low order path frame alignment ID[0,4] = ERDI[1:0] = 'b01, ID[5] = REI = 'b0 ID[7,6,3:1] = 'b00000
K28.7+	-	110000 0111	ITV5 = 'b1, ITPL = 'b1 Low order path frame alignment ID(0,4) = ERDI[1:0] = 'b01, ID[5] = REI = 'b1 ID[7,6,3:1] = 'b00000
K29.7-	101110 1000	-	ITV5 = 'b1, ITPL = 'b1 Low order path frame alignment ID[0,4] = ERDI[1:0] = 'b10, ID[5] = REI = 'b0 ID[7,6,3:1] = 'b00000
K29.7+	-	010001 0111	ITV5 = 'b1, ITPL = 'b1 Low order path frame alignment ID[0,4] = ERDI[1:0] = 'b10, ID[5] = REI = 'b1 ID[7,6,3:1] = 'b00000
K30.7-	011110 1000		ITV5 = 'b1, ITPL = 'b1 Low order path frame alignment

			ID[0,4] = ERDI[1:0] = 'b11, ID[5] = REI = 'b0 ID[7,6,3:1] = 'b00000
K30.7+	-	100001 0111	ITV5 = 'b1, ITPL = 'b1 Low order path frame alignment ID[0,4] = ERDI[1:0] = 'b11, ID[5] = REI = 'b1 ID[7,6,3:1] = 'b00000
K23.7-	111010 1000	000101 0111	ITPL = 0 Non low-order path payload overhead bytes (RSOH, MSOH, POH, R, V1, V2, V3, V4) ID[7:0] = 'h00
K.28.4+	-	110000 1101	ITAIS='b1' Low-order path AIS ID[7:0] = 'hFF

# Incoming PRBS 8B/10B Encoder

The Incoming PRBS 8B/10B Encoder (IP8E) block 32 constructs an 8B/10B character stream from the output of the ITPP block 30. Within the IP8E block 32, a total of four IP8E sub-blocks (IP8E #1 to #4) are instantiated in the TBS device. IP8E sub-blocks #1 to #4 process data from ITPP sub-blocks #1 to #4, respectively. The IP8E block 32 may be functionally identical to the ID8E block 34.

# Transmit Time-slot Interchange

10

The Transmit Time-slot Interchange (TTSI) blocks 36, 38
and 40 re-arrange the constituent STS-1/STM-0 streams of an

STS-48/STM-16 stream in a software configurable order. The
TTSI blocks 36, 38 and 40 also support multi-casting where an
incoming STS-1/STM-0 stream is placed on two or more outgoing
time-slots. The Transmit Working Time-slot Interchange
(TWTI) block 36 performs time-slot re-arrangement for data

destined for the working transmit LVDS links

(TPWRK[4:1]/TNWRK[4:1]). The Transmit Protection Time-slot Interchange (TPTI) block 38 services the protection transmit LVDS links (TPPROT[4:1]/TNPROT[4:1]) while the Transmit Auxiliary Time-slot Interchange (TATI) block 40 services the auxiliary transmit LVDS links (TPAUX[4:1]/TNAUX[4:1]).

Each of the TTSI blocks 36, 38 and 40 includes a Data Buffer and Connection Memory.

# 10 <u>Data Buffer</u>

5

The Data Buffer contains a double buffer structure. The incoming data stream is first loaded into an input shift register. A frame counter initiates a transfer of the data to the holding register once all 48 constituent STS-1/STM-0 streams have been shifted in. The data is read out of the holding register in the order specified by the Connection Memory.

# Connection Memory

20 The Connection Memory contains two mapping pages: page 0 and page 1. One page is designated the active page and the other the stand-by page. Selection between which page is to be active and which is to be stand-by is controlled by the TCMP signal. The Connection Memory samples the value on the 25 TCMP signal at the J0 byte position of the incoming data stream and swaps the active/standby status of the two pages

at the first Al byte of the next frame. This arrangement allows all devices in a cross-connect system to be updated in a coordinated fashion. Consequently, STS-1/STM-0 streams not being assigned new time-slots are unaffected by page swaps.

5

# Transmit 8B/10B Running Disparity Encoder

The Transmit 8B/10B Running Disparity Encoder (TRDE)
blocks 42, 44 and 46 correct the running disparity of an
8B/10B character stream. The input data to the TRDE blocks
10 42, 44 and 46 originates from either the ID8E sub-blocks #1
to #4 or the IP8E sub-blocks #1 to #4 at which point they
have correct running disparity. However, due to the
time-slot re-arrangement activities of the TTSI blocks 36, 38
and 40, the running disparity is no longer consistent. The
15 TRDE block inverts the 6B and 4B sub-characters to ensure
correct running disparity.

There are a total of twelve TRDE sub-blocks instantiated in the TBS device. Four TRDE sub-blocks (TWDE #1 to #4),

within Transmit Working Disparity Encoder 42 are dedicated to the working transmit LVDS links (TPWRK[4:1]/TNWRK[4:1]). The Transmit Protection Disparity Encoder 44 (TPDE #1 to #4) correct running disparity for characters destined for the protection transmit LVDS links (TPPROT[4:1]/TNPROT[4:1])

while the Transmit Auxiliary Disparity Encoder 46 (TADE #1 to

#4) service the auxiliary transmit LVDS links
(TPAUX[4:1]/TNAUX[4:1]).

# Transmit Serialiser

The Transmit Serialiser (PISO) blocks 48, 50 and 52
convert 8B/10B characters to bit-serial format. There are a
total of twelve PISO sub-blocks instantiated in the TBS
device. Four PISO sub-blocks, Transmit Working Serialiser 48
(TWPS #1 to #4) are dedicated to the working transmit LVDS
links (TPWRK[4:1]/TNWRK[4:1]). The Transmit Protection
Serialiser 50 (TPPS #1 to #4) generate serial streams for the
protection transmit LVDS links (TPPROT[4:1]/TNPROT[4:1])
while the Transmit Auxiliary Serialiser 52 (TAPS #1 to #4)
are associated with the auxiliary transmit LVDS links
(TPAUX[4:1]/TNAUX[4:1]).

#### LVDS Transmitter

The LVDS Transmitters (TXLV) blocks 54, 56 and 58

convert 8B/10B encoded digital bit-serial streams to LVDS

20 signaling levels. A total of twelve TXLV sub-blocks are instantiated in the TBS device. Four TXLV sub-blocks,

Transmit Working LVDS Interface 54 (TWLV #1 to #4) drive the working transmit LVDS links (TPWRK[4:1]/TNWRK[4:1]). The Transmit Protection LVDS Interface 56 (TPLV #1 to #4) drive

25 the protection transmit LVDS links (TPPROT[4:1]/TNPROT[4:1]) while the Transmit Auxiliary LVDS Interface 58 (TALV #1 to

#4) are associated with the auxiliary transmit LVDS links (TPAUX[4:1]/TNAUX[4:1]).

# Clock Synthesis Unit

The Clock Synthesis Unit (CSU) block **62** generates the 777.6 MHz clock for the transmit and receive LVDS links.

# Transmit Reference Generator

The Transmit Voltage Reference Generator block **60**10 generates bias voltages and currents for the LVDS

Transmitters.

The receive interface 22 is comprised of LVDS Receiver blocks 64, 66, and 68, Data Recovery Units 70, 72 and 74,

Receive 8B/10B TeleCombus Decoders 76, 78 and 80, Receive PRBS Monitors 82, 84 and 86, Receive Time-Slot Interchanges 88, 90 and 92, and an Outgoing TeleCombus PRBS Generator 94.

# LVDS Receivers

The LVDS Receiver (RXLV) blocks 64, 66 and 68 convert
LVDS signaling levels to 8B/10B encoded digital bit-serial.

A total of twelve RXLV sub-blocks are instantiated in the TBS device. Four RXLV sub-blocks, Receive Working LVDS Interface
64 (RWLV #1 to #4) connect to the working receive LVDS links

(RPWRK[4:1]/RNWRK[4:1]). The Receive Protection LVDS
Interface 66 (RPLV #1 to #4) connect to the protection

receive LVDS links (RPPROT[4:1]/RNPROT[4:1]) while the Receive Auxiliary LVDS Interface **68** (RALV #1 to #4) are associated with the auxiliary receive LVDS links (RPAUX[4:1]/RNAUX[4:1]).

5

# Data Recovery Units

The Data Recovery Unit (DRU) blocks 70, 72 and 74

monitor the receive LVDS link for transitions to determine
the extent of bit cycles on the link. They then adjust its

10 internal timing to sample the link in the middle of the data
"eye". A total of twelve DRU sub-blocks are instantiated in
the TBS device. Four DRU sub-blocks, Working Data Recovery
Units 70 (WDRU #1 to #4) retrieves data from the working
receive LVDS links (RPWRK[4:1]/RNWRK[4:1]). The Protection

15 Data Recovery Units 72 (PDRU #1 to #4) process the protection
receive LVDS links (RPPROT[4:1]/RNPROT[4:1]) while the
Auxiliary Data Recovery Units 74 (RALV #1 to #4) are
associated with the auxiliary receive LVDS links
(RPAUX[4:1]/RNAUX[4:1]).

20

The DRU blocks also convert the serial into 10-bit words. The words are constructed form ten consecutive received bits without regard to 8B/10B character boundaries.

25

#### Receive 8B/10B TeleCombus Decoder

The Receive 8B/10B TeleCombus Decoder (R8TD) blocks 76. 78 and 80 frame to the receive stream to find 8B/10B character boundaries. They also contain a FIFO to bridge between the timing domain of the receive LVDS links and the system clock timing domain. A total of twelve R8TD subblocks are instantiated in the TBS device. Four R8TD subblocks, Receiver Working 8B/10B Decoder blocks 76 (RW8D #1 to #4) perform framing and elastic store functions on data 10 retrieved from the working receive LVDS links (RPWRK[4:1]/RNWRK[4:1]). The Receive 8B/10B Decoder blocks 78 (RP8D #1 to #4) process data on the protection receive LVDS links (RPPROT[4:1]/RNPROT[4:1]) while the Receive Auxiliary 8B/10B Decoder blocks 80 (RA8D #1 to #4) are 15 associated with the auxiliary receive LVDS links (RPAUX[4:1]/RNAUX[4:1]).

Each of the R8TD sub-blocks includes a FIFO buffer, a Frame Counter, Character Aligner, Frame Aligner and a Character Decoder.

# FIFO Buffer

20

25

The FIFO buffer provides isolation between the timing domain of the associated receive LVDS link and that of the system clock (SYSCLK). Data with arbitrary alignment to 8B/10B characters are written into a 10-bit by 24-word deep

FIFO at the link clock rate. Data is read from the FIFO at every SYSCLK cycle.

# Frame Counter

The Frame Counter keeps track of the octet identity of the outgoing data stream. It is initialized by a delayed version of the RJOFP signal. It identifies the positive stuff opportunity (PSO) and negative stuff opportunity (H3) bytes within the transport frame so that high-order path pointer justification events can be identified and decoded.

#### Character Aligner

The Character Aligner locates character boundaries in the incoming 8B/10B data stream. The framer logic may be in one of two states, SYNC state and HUNT state. It uses the 8B/10B control character (K28.5) used to encode the SONET/SDH J0 byte to locate character boundaries and to enter the SYNC state. It monitors the receive data stream for line code violations (LCV). An LCV is declared when the running disparity of the receive data is not consistent with the previous character or the data is not one of the characters defined in IEEE std. 802.3. Excessive LCVs are used to transition the framer logic to the HUNT state.

Normal operation occurs when the character aligner is in the SYNC state. 8B/10B characters are extracted from the

character that caused entry to the SYNC state. Mimic K28.5 characters at other alignments are ignored. The receive data is constantly monitored for line code violations. If 5 or more LCVs are detected in a window of 15 characters, the character aligner transitions to the HUNT state. It will search all possible alignments in the receive data for the K28.5 character. In the mean time, the original character alignment is maintained until a K28.5 character is found. At that point, the character alignment is moved to this new location and the character aligner transitions to the SYNC state.

#### Frame Aligner

10

- 15 The frame aligner monitors the data read from the FIFO buffer for the J0 byte. When the frame counter indicates the J0 byte position, a J0 character is expected to be read from the FIFO buffer. If a J0 byte is read out of the FIFO buffer at other byte positions, a J0 byte error counter is incremented. When the counter reaches a count of 3, the frame aligner transitions to HUNT state. The next time a J0
  - character is read from the FIFO, the associated read address is latched and the frame aligner transitions back to the SYNC state. The JO byte error counter is cleared when a JO byte
- 25 is read from the FIFO at the expected position.

# Character Decoder

The character decoder decodes the incoming 8B/10B control characters into an extended set of TeleCombus control signals. Table 2 shows the mapping of 8B/10B control characters into TeleCombus control signals. The table is divided into three sections, one for each mode of operation (MST, HPT and LPT) in the 8B/10B encoder in an external device upstream of the TBS. The character decoder itself is not mode sensitive.

10

Table 2: Serial TeleCombus 8B/10B character decoding

Code Group Name	Curr. RD- abcdei fghj	Curr. abcdei		Decoded Signals Description
Multiplem Section			runj	Description
K28.5	001111 0100	110000	1011	OJ0='b1' Transport frame alignment OD[7:0] = 'h01
K.28.4-	001111 0010	-		OPAIS='bl' High-order path AIS OD[7:0] = 'hFF
High-Order Path T	ermination (HPT)	Mode		
к28.0-	001111 0100	-		OPL = 'b0, High-order path H3 byte, no negative justification event OD[7:0] = 'h00
K28.0+	-	110000	1011	OPL = 'b0 High-order path PSO byte, positive justification event OD[7:0] = 'h00
к28.6	001111 0110	110000	1001	OJ1='b1' High-order path frame alignment OD[7:0] = 'h00
Low-Order Path Te	rmination (LPT) M	ode		
к27.7-	110110 1000			OTV5 = 'b1, OTPL = 'b1 Low order path frame alignment OD[0,4] = ERDI[1:0] = 'b00, OD[5] = REI = 'b0
K27.7+	-	001001	0111	OTV5 = 'b1, OTPL = 'b1 Low order path frame alignment OD[0,4] = ERDI[1:0] = 'b00, OD[5] = REI = 'b1 OD[7,6,3:1] = 'b00000
K28.7-	001111 1000	_		OTV5 = 'b1, OTPL = 'b1 Low order path frame alignment OD[0,4] = ERDI[1:0] = 'b01, OD[5] = REI = 'b0 OD[7,6,3:1] = 'b00000
K28.7+	-	110000	0111	OTV5 = 'b1, OTPL = 'b1 Low order path frame alignment OD[0,4] = ERDI[1:0] = 'b01, OD[5] = REI = 'b1 OD[7,6,3:1] = 'b00000
K29.7-	101110 1000	-		OTV5 = 'b1, OTPL = 'b1 Low order path frame alignment

			OD[0,4] = ERDI[1:0] = 'b10, OD[5] = REI = 'b0
			OD(7,6,3:1) = `b00000
K29.7+	-	010001 0111	OTV5 = 'b1, OTPL = 'b1 Low order path frame alignment OD[0,4] = ERDI[1:0] = 'b10, OD[5] = REI = 'b1 OD[7,6,3:1] = 'b00000
K30.7-	011110 1000	-	OTV5 = 'b1, OTPL = 'b1 Low order path frame alignment OD[0,4] = ERDI[1:0] = 'b11, OD[5] = REI = 'b0 OD[7,6,3:1] = 'b00000
K30.7+	-	100001 0111	OTV5 = 'b1, OTPL = 'b1 Low order path frame alignment OD[0,4] = ERDI[1:0] = 'b11, OD[5] = REI = 'b1 OD[7,6,3:1] = 'b00000
К23.7-	111010 1000	-	OTPL = 0 Non low-order path payload bytes (RSOH, MSOH, POH, R, V1, V2, V3, V4) OD[7:0] = 'h00
K.28.4+	-	110000 1101	OTAIS='b1' Low-order path AIS OD[7:0] = 'hFF

#### Receive PRBS Monitor

The Receive PRBS Monitor (RPRM) blocks 82, 84 and 86

provide in-service and off-line diagnostics of the receive

5 LVDS links. A total of twelve RPRM sub-blocks are
instantiated in the TBS device. Four RPRM sub-blocks,
Receive Working PRBS Monitor 82 (RWPM #1 to #4) connect to
the working receive LVDS links (RPWRK[4:1]/RNWRK[4:1]). The
Receive Protection PRBS Monitor 84 (RPPM #1 to #4) connect to

10 the protection receive LVDS links (RPPROT[4:1]/RNPROT[4:1])
while the Receive Auxiliary PRBS Monitor 86 (RAPM #1 to #4)
are associated with the auxiliary receive LVDS links
(RPAUX[4:1]/RNAUX[4:1]). The RPRM blocks 82, 84 and 86 are
functionally identical to the monitor section of the ITPP

15 block 30.

# Receive Time-slot Interchange

The Receive Time-slot Interchange (RTSI) blocks 88, 90 and 92 re-arrange the constituent STS-1/STM-0 streams of an STS-48/STM-16 stream in a software configurable order. The RTSI blocks 88, 90 and 92 also support multi-casting where a STS-1/STM-0 stream from one of the three receive LVDS links is placed on two or more outgoing time-slots. The Receive Working Time-slot Interchange (RWTI) block 88 performs 10 time-slot re-arrangement for data sourced from the working receive LVDS links (RPWRK[4:1]/RNWRK[4:1]). The Received Protection Time-slot Interchange (RPTI) block 90 services the protection receive LVDS links (RPPROT[4:1]/RNPROT[4:1]) while the Receive Auxiliary Time-slot Interchange (RATI) block 92 15 services the auxiliary receive LVDS links (RPAUX[4:1]/RNAUX[4:1]).

#### Outgoing TeleCombus PRBS Generator

The Outgoing TeleCombus PRBS Generator (OTPG) block 94

20 optionally inserts PRBS pattern on a per STS-1/STM-0 onto the Outgoing TeleCombus stream. A total of four OTPG sub-blocks (OTPG #1 to #4) are instantiated in the TBS device. Each OTPG sub-block has the capacity to source PRBS data of an STS-12/STM-4 stream. A set of four OTPG sub-blocks may be connected in tandem to service an STS-48c/STM-16-16c stream.

The OTPG block 94 is functionally identical to the generator section of the ITPP block 30.

# LVDS Overview

The LVDS family of cells allow the implementation of 777.6 Mb/s LVDS links. A reference clock of 77.76MHz is required. Four 777.6 Mb/s LVDS form a set of high-speed serial data links for passing an STS-48 aggregate data stream.

10

15

The transmitter drives a differential signal through a pair of  $50\Omega$  characteristic interconnects, such as board traces, backplane traces, or short lengths of cable. The receiver presents a  $100\Omega$  differential termination impedance to terminate the lines. Included in the standard is sufficient common-mode range for the receiver to accommodate as much as 925mV of common-mode ground difference.

Complete SERDES transceiver functionality is provided.

20 Ten-bit parallel data is sampled by the line rate divided-by10 clock (77.76MHz SYSCLK) and then serialized at the line
rate on the LVDS output pins by a 777.6MHz clock synthesized
from SYSCLK. Serial line rate LVDS data is sampled and deserialized to 10-bit parallel data. Parallel output

25 transfers are synchronized to a gated line rate divided-by-10

clock. The 10-bit data is passed to an 8B/10B decoding block. The gating duty cycle is adjusted such that the throughput of the parallel interface equals the receive input data rate (Line Rate +/- 100ppm). It is expected that the clock source of the transmitter and the receiver the same to ensure that the data throughput at both ends of the link are identical.

Data must contain sufficient transition density to allow 10 reliable operation of the data recovery units. 8B/10B block coding and decoding is provided by the T8TE and R8TD blocks. At the system level, reliable operation will be obtained if proper signal integrity is maintained through the signal path and the receiver requirements are respected. Namely, a worst case eye opening of 0.7UI and 100mV differential amplitude is 15 These conditions should be achievable with a system architecture consisting of board traces, two sets of backplane connectors and up to 1m of backplane interconnects. This assumes proper design of  $100\Omega$  differential lines and 20 minimization of discontinuities in the signal path. Due to power constraints, the output differential amplitude is approximately 350mV.

The LVDS system is comprised of the LVDS Receivers

(RXLV) 64, 66 and 68, LVDS Transmitter (TXLV) 54, 56 and 58,

Transmitter reference (TXREF) 60, data recovery units (DRU)

70, 72 and 74, parallel to serial converters (PISO) 48, 50 and 52 and Clock Synthesis Unit (CSU) 62.

#### Microprocessor Interface

The Microprocessor Interface block **98** provides normal and test mode registers, and logic required to connect to the microprocessor interface. The normal mode registers are required for normal operation, and test mode registers are used to enhance testability of the TBS.

10

# Frame Alignment in a Multi-device Environment

The RJOFP frame pulse is used to synchronize a set of devices that are inter-connected via LVDS links. provided concurrently to all the devices in the system once 15 every 125µs, or multiples thereof. Characters retrieved from the receive LVDS links are written into a FIFO buffer. When the J0 character is received, it is written into a fixed location in the FIFO. Subsequent characters are written the locations following. At each device in the system, a 20 software configurable counter is used to mark the point, relative to RJOFP, where all its receive LVDS links are expected to have delivered their JO character. As directed by the delay counter, the device will then read the fixed location where the J0 character is stored, thus synchronizing 25 all the receive LVDS links. Differential delays between and clock instabilities of LVDS links are absorbed by the FIFOs.

This invention provides a new use of 8b/10b control characters to label SONET/SDH transport frame, high-order path frame, and low-order path frame boundaries. The types of bytes that are encoded in 8b/10b control characters are configurable to suite different classes of SONET/SDH equipment (multiplex section terminators, high-order path terminators and low-order path terminators).

5

25

Furthermore, the use of 8b/10b encoding on de-scrambled SONET/SDH data stream in order ensures data transitions on the serial links and preserves DC balance.

The standard 8b/10b control character set is extended by

treating the positive and negative running disparity codes of
those control characters with an even number of ones and
zeros as two separate control characters. This
implementation doubles the number of control characters
available for encoding of events. Further, DC balance is

retained without having to alternately send positive and
negative running disparity codes.

The use of FIFOs and a universal frame pulse with software programmable delay advantageously allow the transfer of a single SONET OC-N / SDH STM-M signal over multiple links.

This invention also provides a transparent in-band error reporting facility where errors detected at the SONET/SDH receiver can be transferred to the transmitter to construct remote error and defect indication codes.

5

The occurrence of line code violations of 8b/10b characters can be used to monitor error performance of the serial links.

This invention further provides for PRBS pattern insertion and monitoring thereby allowing datapath verification prior to injection of the actual payload.

#### ALTERNATE EMBODIMENTS

15 An alternate embodiment utilizes out-of-band signaling to mark frame boundaries, status information and alarm events. SONET/SDH data bytes are carried in byte serial format on a set of four 8-bit buses (ID[4:1][7:0] and OD[4:1][7:0]). Transport frame boundaries and payload frame 20 boundaries are marked by the IJ0J1[4:1] and OJ0J1[4:1] signals. SONET/SDH transport overhead bytes are distinguished from high-order path payload bytes by the IPL[4:1] and OPL[4:1] signals. Low order path payload boundaries are indicated by the ITV5[4:1] and OTV5[4:1] signals. Low-order path transport overhead bytes are

distinguished from low-order path payload bytes by the

ITPL[4:1] and OTPL[4:1] signals. Status and alarms are carried by the signals IPAIS[4:1], OPAIS[4:1], ITAIS[4:1] and OTAIS[4:1].

The above-described embodiments should be regarded as illustrative rather than restrictive, and it should be appreciated that variations may be made other than those discussed, by workers of ordinary skill in the art without departing from the scope of the present invention.

10




FIG. .

# This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

# **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

☐ BLACK BORDERS
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
FADED TEXT OR DRAWING
☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
☐ SKEWED/SLANTED IMAGES
☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
☐ GRAY SCALE DOCUMENTS
☐ LINES OR MARKS ON ORIGINAL DOCUMENT
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
□ OTHER:

# IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.